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Abstract. Bit-vector formulas arising from hardware verification prob-
lems often contain word-level arithmetic operations. Empirical evidence
shows that state-of-the-art SMT solvers are not very efficient at reason-
ing about bit-vector formulas with multiplication. This is particularly
true when multiplication operators are decomposed and represented in
alternative ways in the formula. We present a pre-processing heuristic
that identifies certain types of decomposed multipliers, and adds special
assertions to the input formula that encode the equivalence of sub-terms
and word-level multiplication terms. The pre-processed formulas are then
solved using an SMT solver. Our experiments with three SMT solvers
show that our heuristic allows several formulas to be solved quickly, while
the same formulas time out without the pre-processing step.
1 Introduction
In recent years, SMT solving has emerged as a powerful technique for test-
ing, analysis and verification of hardware and software systems. A wide va-
riety of tools today use SMT solvers as part of their core reasoning en-
gines [1,2,3,4,5,6,7,8,9,10]. A common approach used in several of these tools
is to model the behaviour of a system using formulas in a combination of first-
order theories, and reduce the given problem to checking the (un)satisfiability
of a formula in the combined theory. SMT solvers play a central role in this ap-
proach, since they combine decision procedures of individual first-order theories
to check the satisfiability of a formula in the combined theory. Not surprisingly,
heuristic techniques to improve the performance of SMT solvers have attracted
significant attention over the years (see [11,12] for excellent expositions). In this
paper, we add to the repertoire of such heuristics by proposing a pre-processing
step that analyzes an input formula, and adds specially constructed assertions
to it, without changing the semantics. We focus on formulas in the quantifier-
free theory of fixed-width bit-vectors with multiplication, and show by means
of experiments that three state-of-the-art SMT solvers benefit significantly from
our heuristic when solving many benchmarks with multiplication operators.
The primary motivation for our work comes from word-level bounded
model checking (WBMC) [4,1] and word-level symbolic trajectory evaluation
(WSTE) [13] of embedded hardware systems. Specifically, we focus on systems
that process data, represented as fixed-width bit-vectors, using arithmetic oper-
ators. When reasoning about such systems, it is often necessary to check whether
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a high-level property, specified using bit-vector arithmetic operators (viz. addi-
tion, multiplication, division), is satisfied by a model of the system implementing
a data-processing algorithm. For reasons related to performance, power, area,
ease of design etc., complex arithmetic operators with large bit-widths are of-
ten implemented by composing several smaller, simpler and well-characterized
blocks. For example, a 128-bit multiplier may be implemented using one of sev-
eral multiplication algorithms [14,15,16] after partitioning its 128-bit operands
into narrower blocks. SMT formulas resulting from WBMC/WSTE of such sys-
tems are therefore likely to contain terms with higher-level arithmetic operators
(viz. 128-bit multiplication) encoding the specification, and terms that encode a
lower-level implementation of these operators in the system (viz. a Wallace-tree
multiplier). Efficiently reasoning about such formulas requires exploiting the se-
mantic equivalence of these alternative representations of arithmetic operators.
Unfortunately, our study, which focuses on systems using the multiplication op-
erator, reveals that three state-of-the-art SMT solvers (Z3 [17], CVC4 [18] and
Boolector [2]) encounter serious performance bottlenecks in identifying these
equivalences. Our limited experiments show that these bottlenecks manifest most
conspicuously when reasoning about the unsatisfiability of formulas.
A motivating example: To illustrate the severity of the problem, we consider
the SMT formula arising out of WSTE applied to a pipelined serial multiplier
circuit, originally used as a benchmark in [13]. The circuit reads in two 32-bit
operands sequentially from a single 32-bit input port, multiplies them and makes
the 64-bit result available in an output register.
The property to be checked asserts that if a and b denote the word-level
operands that are read in, then after the computation is over, the output reg-
ister indeed has the product a ˚r32s b, where ˚r32s denotes 32-bit multiplication.
The system implementation, as used in [13], is described in SystemVerilog
(a hardware description language) and makes use of the multiplication opera-
tor (i.e., *) in SystemVerilog with 32-bit operands. The Language Reference
Manual of SystemVerilog specifies that this amounts to using a 32-bit mul-
tiplication operation directly. The SMT formula resulting from a WSTE run on
this example therefore contains terms with only 32-bit multiplication operators,
and no terms encoding a lower-level multiplier implementation. This formula is
proved unsatisfiable in a fraction of a second by Boolector, CVC4 and Z3.
We now change the design above to reflect the implementation of 32-bit mul-
tiplication by the long-multiplication algorithm [14], where each 32-bit operand
is partitioned into 8-bit blocks. The corresponding WSTE run yields an SMT
formula that contains terms with 32-bit multiplication operator (derived from
the property being checked), and also terms that encode the implementation of
a 32-bit multiplier using long-multiplication. Surprisingly, none of Boolector,
CVC4 and Z3 succeeded in deciding the satisfiability of the resulting formula
even after 24 hours on the same computing platform as in the original experi-
ment. The heuristic strategies in these solvers failed to identify the equivalence
of terms encoding alternative representations of 32-bit multiplication, and pro-
ceeded to bit-blast the formulas, resulting in this dramatic blowup in run-time.
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Problem formulation: The above example demonstrates that the inability to
identify semantic equivalence of alternative representations of arithmetic opera-
tors plagues multiple state-of-the-art SMT solvers. This motivates us to ask: Can
we heuristically pre-process an SMT formula containing terms encoding alterna-
tive representations of bit-vector arithmetic operators, in a solver-independent
manner, so that multiple solvers benefit from it? We answer this question pos-
itively in this paper, for the multiplication operator. The motivating example,
that originally timed out after 24 hours on three solvers, is shown to be unsat-
isfiable by Z3 in 0.073s and by CVC4 in 0.017s, after applying our heuristic.
Although Boolector does not benefit from our heuristic on this example, it
benefits in several other examples, as discussed in Section 5.
Term re-writing vs adding tautological assertions: Prima facie, the above
problem can be solved by reverse-engineering a lower-level representation of a bit-
vector arithmetic operator, and by re-writing terms encoding this representation
with terms using the higher-level bit-vector operator. Indeed, variants of this
approach have been used earlier in different contexts [19,20,21,22,23]. In the
context of SMT solving, however, more caution is needed. As shown in Example
2 of Section 2.2, the same collection of terms (in this case, sums-of-partial-
products) can arise from two different word-level multiplication operations. This
makes it difficult to decide which of several term re-writes should be used when
there are alternatives. Even if the above dilemma doesn’t arise, re-writing one
term with another is a “peep-hole” transformation that may not always correlate
with improved solver performance. For example, one term may enable a re-
write rule that helps simplify one sub-formula, while a syntactically distinct but
semantically equivalent term may enable another re-write rule that helps simplify
another sub-formula. Re-writing one term by another prevents both terms from
jointly contributing to simplifications and improving the solver’s performance.
In this paper, we propose a heuristic alternative to term re-writing when
solving bit-vector formulas with multiplication. Given a bit-vector formula ϕ
containing terms with different representations of multiplication, our heuris-
tic searches for patterns in the terms corresponding to two multiplication al-
gorithms, i.e., long multiplication and Wallace-tree multiplication. Instead of
re-writing the matched terms directly with bit-vector multiplication terms, we
conjoin ϕ with assertions that semantically equate a matched term with the
corresponding bit-vector multiplication term. Note that each added assertion
is a tautology, and hence does not change the semantics of the formula. Since
no re-writes are done, we can express multiple semantic equivalences without
removing any syntactic term from the formula. This is an important departure
from earlier techniques, such as [21], that rely on sophisticated re-writes of the
formula. Our experiments show that the added tautological assertions succeed in
preventing bit-blasting while solving in several cases, while in other cases, they
help in pruning the search space even after bit-blasting. Both effects eventually
translate to improved performance of the SMT solver. Furthermore, since our
heuristic simply adds assertions to the input formula, it is relatively independent
of the internals of any specific solver, and can be used with multiple solvers.
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2 Preliminaries
In this section, we present some basics of the theory of quantifier-free fixed-
width bit-vector formulas (QF BV), and discuss two well-known multiplication
algorithms of interest.
2.1 QF BV: A short introduction
A bit-vector is a fixed sequence of bits. We denote bit-vectors by x, y, z etc. and
often refer to blocks of bits in a bit-vector. For example, we may declare that a
bit-vector x is accessed in blocks of width w. Let xi denote the ith block of bits,
with the block containing the least significant bit (LSB) having index 1.
A QF BV term t and formula F are constructed using the following grammar
t ::“ t ˚ t | t` t | x | nw | t ‚ t....
F ::“ t “ t | t ’ t |  F | F _ F | F ^ F | F ‘ F | ...
where x is a bit-vector variable, nw is a binary constant represented using w bits,
’ is a predicate in tď,ă,ě,ąu, and ‚ is a binary operator that concatenates bit-
vectors. Note that we have only presented those parts of the QF BV grammar that
are relevant to our discussion. For more details, the reader is referred to [24,11].
We assume that all variables and arithmetic operators are unsigned. Following
the SMT-LIB [25] convention, we also assume that arguments and results of an
arithmetic operator have the same bit width. Let lenptq denote the bit width of
a term t. If w ě lenptq, let zeroExtpt, wq be a shorthand for 0w´lenptq ‚ t.
If an operator op is commutative, when matching patterns, we will not make
a distinction between a op b and b op a. We use the notation “t ““ s” to denote
that terms t and s are syntactically identical. The usual equality predicate, i.e.
“=”, is used to denote semantic equivalence. Given bit-vector terms x, y, and
t, suppose w “ maxplenpxq ` lenpyq, lenptqq. We use “rx ˚ y “ ts” to denote
the term x1 ˚ y1 “ t1, where x1 “ zeroExtpx,wq, y1 “ zeroExtpy, wq, and t1 “
zeroExtpt, wq. Similarly, the notation rx ˚ ys is used to denote x1 ˚ y1, where
x1 “ zeroExtpx, lenpxq ` lenpyqq and y1 “ zeroExtpy, lenpxq ` lenpyqq.
State-of-the-art SMT solvers for QF BV apply several theory-specific simpli-
fication and re-write passes to decide the satisfiability of an input QF BV for-
mula. If the application of these passes does not succeed in solving the prob-
lem, the solvers eventually bit-blast the formula, i.e., translate it to an equiv-
alent propositional formula on the constituent bits of the bit-vectors. This re-
duces the bit-vector satisfiability problem to one of propositional satisfiability
(SAT). The bit-blasted problem is then solved using conflict driven clause learn-
ing (CDCL)[26,27] based SAT decision procedures. Among the leading SMT
solvers for QF BV available today are Z3[17], Boolector[2] and CVC4[18]; we
use these extensively in our experiments to empirically evaluate our heuristic.
In the subsequent discussion, we assume access to a generic QF BV SMT solver,
called SMTSolver, with a standard interface. We assume that the interface
provides access to two functions: (a) addpF q, that adds a formula F to the context
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of the solver, and (b) checkSatpq, that checks the satisfiability of the conjunction
of all formulas added to the context of the solver. Note that such interfaces are
commonly available with state-of-the-art SMT solvers, viz. Boolector, CVC4
and Z3.
2.2 Multipliers
As discussed in Section 1, there are several alternative multiplier implementa-
tions that are used in hardware embedded systems. Among the most popular
such implementations are long multipliers, Booth multipliers and Wallace-tree
multipliers. In this work, we focus only on long multipliers and Wallace-tree
multipliers. The study of our heuristic pre-processing step for systems contain-
ing Booth multipliers is left as part of future work.
Long multiplier: Consider bit-vectors x and y that are partitioned into k
blocks of width w bits each. Thus the total width of each bit-vector is k ¨ w.
The long multiplier decomposes the multiplication of two pk ¨ wq-bit wide bit-
vectors into k2 multiplications of w-bit wide bit-vectors. The corresponding k2
products, called partial products, are then added with appropriate left-shifts to
obtain the final result. The following notation is typically used to illustrate long
multiplication.
xk ... x1
yk ... y1 ˚
xk ˚ y1 ... x1 ˚ y1
. .
. ... . .
.
xk ˚ yk ... x1 ˚ yk +
Here, the xi ˚ yjs are the partial products. The partial product xi ˚ yj is left
shifted pi ` j ´ 2q ¨ w bits before being added. In the above representation, all
partial products that are left-shifted by the same amount are aligned in a sin-
gle column. After the left shifts, all the partial results are added in some order.
Note that the bit-width of each partial product is 2 ¨w. Since the syntax of QF BV
requires the bit-widths of the arguments and result of the ˚ operator to be the
same, we denote the partial product xi ˚ yj as p0w ‚xiq ˚ p0w ‚ yjq for our pur-
poses. Note further that the bits of the partial products in neighbouring columns
(in the above representation of long multiplication) overlap; hence the sums of
the various columns can not be simply concatenated. The long multiplication
algorithm does not specify the order of addition of the shifted partial products.
Therefore, there are several possible implementations for a given k and w.
Example 1. Consider bit-vectors v3, v2, v1, u3, u2, and u1, each of bit-width 2.
Let us apply long multiplication on v3 ‚ v2 ‚ v1 and u3 ‚u2 ‚u1. We obtain the
following partial products.
v3 v2 v1
u3 u2 u1 ˚
v3 ˚ u1 v2 ˚ u1 v1 ˚ u1
v3 ˚ u2 v2 ˚ u2 v1 ˚ u2
v3 ˚ u3 v2 ˚ u3 v1 ˚ u3 +
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The following term is one (of several) possible combinations of the partial prod-
ucts using concatenations and summations to obtain the final product.
ppv3 ˚ u3q ‚pv3 ˚ u1q ‚pv1 ˚ u1qq ` p02 ‚pv2 ˚ u3q ‚pv2 ˚ u1q ‚ 02q`
p02 ‚pv3 ˚ u2q ‚pv1 ˚ u2q ‚ 02q ` p04 ‚pv2 ˚ u2q ‚ 04q ` p04 ‚pv1 ˚ u3q ‚ 04q
Note that we did not concatenate two partial products that appear next to each
other in the tabular representation, because their bits can potentially overlap.
Example 2. Consider bit-vectors v1, v2, u1, and u2, each of bit-width 2. Let us
apply long multiplication on v2 ‚ 02 ‚ v1 and u2 ‚ v2 ‚u1. We obtain the following
partial products.
v2 0
2 v1
u2 v2 u1 ˚
v2 ˚ u1 04 v1 ˚ u1
v2 ˚ v2 04 v1 ˚ v2
v2 ˚ u2 04 v1 ˚ u2 +
Note that while adding the shifted partial products, if the non-zero bits of a sub-
set of shifted partial products do not overlap, then we can simply concatenate
them to obtain their sum. Finally, we can sum the concatenated vectors thus
obtained to calculate the overall product. The following is one possible com-
bination of concatenations and summations for the long multiplication in this
example.
p04 ‚pv1 ˚ u2q ‚pv1 ˚ u1qq ` ppv2 ˚ u2q ‚pv2 ˚ u1q ‚ 04q ` p02 ‚pv2 ˚ v2q ‚pv1 ˚ v2q ‚ 02q
Example 3. As another interesting example, consider long multiplication applied
to v2 ‚ 02 ‚ v2 and 02 ‚ v1 ‚ v1, where v1 and v2 have bit-width 2. We obtain the
following partial products.
v2 0
2 v2
02 v1 v1 ˚
v1 ˚ v2 04 v1 ˚ v2
v1 ˚ v2 04 v1 ˚ v2 +
Note that, if we had applied long multiplication to v1 ‚ 02 ‚ v1 and 02 ‚ v2 ‚ v2,
we would have obtained the same set of shifted partial products. This shows
that simply knowing the collections of shifted partial products does not permit
uniquely determining the multiplier and multiplicand. Recall that this dilemma
was alluded to in Section 1, when discussing pattern-matching based re-writing.
Wallace tree multiplier[16]: A Wallace tree decomposes the multiplication
of two bit-vectors all the way down to single bits. Let us consider bit-vectors
x and y that are accessed in blocks of size 1 bit and are of bit-width k. In a
Wallace tree, a partial product xi ˚ yj is the multiplication of single bits, and
hence is implemented as the conjunction of the bits, i.e., xi^yj . There is no carry
generated due to the multiplication of single bits. The partial product xi ˚ yj is
aligned with the pi` j ´ 2qth bit of output. Let us consider the oth output bit.
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All the partial products that are aligned to o are summed using full adders and
half adders. Specifically, full adders are used if more than two bits remain to be
summed, while half adders are used if only two bits remain to be summed. The
carry bits that are generated by adding the partial products for the oth output
bit are aligned to the po ` 1qth output bit. Finally, these carry bits are added
to the partial products generated for po` 1qth bit using adders, as illustrated in
the following figure.
Adders Adders
o` 1 oca
rr
y
b
it
s
partial
products
partial
products
From the above discussion, it is clear that neither a long multiplier nor a
Wallace tree multiplier completely specifies a multiplier implementation. There-
fore, there are several ways to implement a multiplier, and it is non-trivial to
verify that an implementation is correct.
3 Pattern detection
In this section, we present algorithms that attempt to match multiplications that
are decomposed using long or Wallace tree multiplication. If we match some
terms of the input formula as instances of multiplication, we add tautologies
stating that the terms are equivalent to the product of the matched bit-vectors.
Our matching method may find multiple matches for a term. We add a tautology
for each match to the input formula, and solve using an available solver.
3.1 Matching long multiplication
In Algorithm 1, we present a function MatchLong that takes a QF BV term t
and returns a set of matched multiplications. This algorithm and the subsequent
ones are written such that as soon as it becomes clear that no multiplication can
be matched, they return the empty set. At line 1 of Algorithm 1, we match t
with a sum of concatenations, and if the match fails then we conclude that t does
not encode a long multiplication. At line 2, we find a partial product among sij
and extract the block size w used by the long multiplication. The loop at line
4 populates the vector of the set of partial products Λ. Λi denotes the partial
products that are aligned at the ith block. Each sij must either be 0 or a partial
product of the form mentioned in the condition at line 7. Otherwise, t is declared
unmatched at line 9. At line 5, we compute the alignment o for sij . If sij happens
to be a non-zero partial product, it is inserted in Λo at line 8. At line 10, we call
getMultOperands to identify the operands of the long multiplication from Λ
if t indeed encodes a long multiplication.
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Algorithm 1 MatchLong(t)
Require: t : a term in QF BV
Ensure: M : matched multiplications := H
1: if t ““ ps1k1 ‚ ... ‚ s11q ` ...` pspkp ‚ ... ‚ sp1q then
2: Let w be such that some sij is of the form p0w ‚ aq ˚ p0w ‚ bq, we have lenpaq “
lenpbq “ w
3: Λ :“ λi.H
4: for each sij do
5: o :“ přj1ăj lenpsij1qq{w ` 1
6: if sij ““ 0 then continue;
7: if sij ““ p0w ‚ aq ˚ p0w ‚ bq and lenpaq “ lenpbq “ w then
8: Λo.insertpa ˚ bq
9: else return H
10: return getMultOperands(Λ,w)
11: return H
3.2 Partial products to operands
In Algorithm 2, we present a function getMultOperands that takes a vector
of multiset of partial products Λ and a block-width w, and returns a set of
matched multiplications. The algorithm proceeds by incrementally choosing a
pair of operands with insufficient information and backtracks if the guess is
found to be wrong.
At line 1, we compute h and l that establishes the range of the search for the
operands. We maintain two candidate operands x and y of bit-width h.w. We also
maintain a vector of bits backtrack that encodes the possibility of flipping the
uncertain decisions. Due to the scheme of the long multiplication, the highest
non-empty entry in Λ must be a singleton set. If Λh contains a single partial
product a ˚ b, we assign xh and yh the operands of a ˚ b arbitrarily. We assign
ff to backtrackh, which states that there is no need of backtracking at index h.
If Λh does not contain a single partial product, we declare the match has failed
by returning H. The loop at line 8 iterates over index i from h to 1. In each
iteration, it assigns values to xi, yi, and backtracki.
The algorithm may not have enough information at the ith iteration and the
chosen value for xi and yi may be wrong. Whenever, the algorithm realizes that
such a mistake has happened it jumps to line 31. It increases back the value of i
to the latest i1 that allows backtracking. It swaps the assigned values of xi and
yi, and disables future backtracking to i by setting backtracki to ff .
Let us look at the loop at line 8 again. We also have variables lx and ly that
contain the least index of the non-zero blocks in x and y, respectively. At line 9,
we decrement i and Λi is copied to C. At index i, the sum of the aligned partial
products is the following.
xh ˚ yi ` xh´1 ˚ yi`1 ` ¨ ¨ ¨ ` xi`1 ˚ yh´1looooooooooooooooooomooooooooooooooooooon
operands seen at the earlier iterations
`xi ˚ yh
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Algorithm 2 getMultOperands(Λ,w)
Require: Λ : array of multisets of the partial products
Ensure: M : matched multiplications := H
1: Let l and h be the smallest and largest i such that Λi ‰ H, respectively.
2: x, y : candidate operands of bit-width h.w that are accessed in blocks of size w
3: if Λh ““ ta ˚ bu then
4: xh :“ a; yh :“ b; backtrackh :“ ff ;
5: else
6: return H
7: i :“ h; lx :“ h; ly “ h;
8: while i ą 1 do
9: i :“ i´ 1;C :“ Λi
10: for j P ph´ 1q..pi` 1q do
11: if xj ‰ 0 and yh`i´j ‰ 0 then
12: if xj ˚ yh`i´j R C then goto Backtrack
13: C :“ C ´ txj ˚ yh`i´ju
14: match C with
15: | txh ˚ b, yh ˚ du Ñ xi :“ d; yi :“ b; backtracki :“ pxh “ yhq;
16: | txh ˚ yhu Ñ xi :“ 0; yi :“ xh; backtracki :“ tt;
17: | txh ˚ bu Ñ xi :“ 0; yi :“ b; backtracki :“ pxh “ yhq;
18: | tyh ˚ bu Ñ xi :“ b; yi :“ 0; backtracki :“ ff ;
19: | tu Ñ xi :“ 0; yi :“ 0; backtracki :“ ff ;
20: | Ñ goto Backtrack;
21: if xi ‰ 0 then lx :“ i
22: if yi ‰ 0 then ly :“ i
23: if lx ` ly ´ h ă 1 then goto Backtrack;
24: if i “ 1 then
25: for o P 0..pl ´ 1q do
26: x1 := Right shift x until o trailing 0 blocks in x
27: y1 := Right shift y until l ´ 1´ o trailing 0 blocks in y
28: M :“MYtx1 ˚ y1u
29: else
30: continue;
31: Backtrack:
32: Choose smallest i1 P h..pi` 1q such that backtracki1 “ tt
33: if no i1 found then return M
34: i :“ i1; SWAP(xi, yi); backtracki :“ ff
We have already chosen the operands of the middle partial products in the
previous iterations. Only the partial products at the extreme ends have yi and
xi that are not assigned yet. In the loop at line 10, we remove the middle partial
products. If any of the needed partial product is missing then we may have made
a mistake earlier and we jump for backtracking. After the loop, we should be left
with at most two partial products in C corresponding to xh ˚ yi and xi ˚ yh. We
match C with the five patterns at lines 14-19 and update xi, yi, and backtracki
accordingly. If none of the patterns match, we jump for backtracking at line 20.
In some cases we clearly determine the value of xi and yi, and we are not certain
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Algorithm 3 MatchWallaceTree(t)
Ensure: t : a term in QF BV
1: if t ““ ptk ‚ ... ‚ t1q then
2: Λ :“ λi.H; ∆ : vector of multiset of terms :“ λi.H
3: for i P 1..k do
4: if lenptiq ‰ 1 then return H
5: S := ttiu;∆i := ttiu
6: while S ‰ H do
7: t P S; S :“ S ´ ttu
8: if t ““ s1 ‘ ....‘ sp then
9: S :“ SYts1, .., spu;∆i :“ ∆iYts1, .., spu
10: else if t ““ carryFullpa, b, cq and a, b, c, a‘ b, a‘ b‘ c P ∆i´1 then
11: ∆i´1 :“ ∆i´1 ´ ta, b, c, a‘ bu
12: else if t ““ carryHalfpa, bq and a, b, a‘ b P ∆i´1 then
13: ∆i´1 :“ ∆i´1 ´ ta, bu
14: else if t ““ a^ b then
15: Λi.insertpa ˚ bq;
16: else return H
17: if ∆i´1 ‰ tti´1u then return H
18: return getMultOperands(Λ,1)
19: return H
in the other cases. We set backtracki to tt in the uncertain cases to indicate
that we may return back to index i and swap xi and yi. In the following list, we
discuss the uncertain cases.
line 15: If C has two elements xh ˚b and yh ˚d, there is an ambiguity in choosing
xi and yi if xh “ yh.
line 16: If C has a single element xh ˚ yh, there are two possibilities.
line 17: If C “ txh ˚ bu and b is not yh then similar to the first case there is an
ambiguity in choosing xi and yi if xh “ yh. Line 18 is similar.
line 19: If C is empty then there is no uncertainty.
At line 21-22, we update lx and ly appropriately. The condition at line 23 ensures
that the expected least index i such that Λi ‰ H is greater than 0. At line 24,
we check if i “ 1, which means a match has been successful. x and y are not
the operands that we are seeking. They are aligned to the left boundary of Λ,
which allows us to use an uniform indexing scheme in the algorithm. To find the
appropriate operands, we need to right shift x and y such that the total number
of their trailing zero blocks is l ´ 1. We add the matched x1 ˚ y1 to the match
store M . And, the algorithm proceeds for backtracking to find if more matchings
exist.
3.3 Matching Wallace tree multiplication
A Wallace tree has a cascade of adders that take partial products and carry bits
as input to produce the output bits. In our matching algorithm, we find the set
10
Algorithm 4 OurSolver(F )
Require: F : a QF BV formula
Ensure: sat/unsat/undef
1: SMTSolver.add(F )
2: for each subterm t in F do
3: if M := MatchLong(t) Y MatchWallaceTree(t) then
4: for each x ˚ y PM do
5: SMTSolver.add(rx ˚ y “ ts)
6: return SMTSolver.checkSat()
of inputs to the adders for an output bit and classify them into partial products
and carry bits. The half and full adders are defined as follows.
sumHalfpa, bq “ a‘ b sumFullpa, b, cq “ a‘ b‘ c
carryHalfpa, bq “ a^ b carryFullpa, b, cq “ pa^ bq _ pb^ cq _ pc^ aq
The sum outputs of half/full adders are the results of xor operations of inputs.
To find the input to the cascaded adders, we start from an output bit and follow
backward until we find the input that is not the result of some xor.
In Algorithm 3, we present a function MatchWallace that takes a QF BV
term t and returns a set of matched multiplications. At line 1, t is matched with
a concatenation of single bit terms tk,..,t1. Similar to Algorithm 1, we maintain
the partial product store Λ. For each i, we also maintain the multiset of terms
∆i that were used as inputs to the adders for the ith bit. In the loop at line
6, we traverse down the subterms until a subterm is not the result of a xor. In
the traversal, we also collect the inputs of the visited xors in ∆i, which will help
us in checking that all the carry inputs in adders for ti`1 are generated by the
adders for ti. If the term t is not the result of xors then we have the following
possibilities.
line 10-13: If t is the carry bit of a half/full adder, and the inputs, the interme-
diate result of the sum bit, and the output sum bit of the adder are in ∆i´1
then we remove the inputs and intermediate result of the adder from ∆i´1.
We do not remove the output sum bit from ∆i´1, since it may be used as
input to some other adder.
line 14-15: If t is a partial product, we record it in Λi.
line 16: Otherwise, we return H.
At line 17, we check that ∆i´1 “ tti´1u, i.e., all carry bits from the adders for
ti´1 are consumed by the adders for ti exactly once. Again if the check fails,
we return H. After the loop at line 3, we have collected the partial products
in Λ. At line 18, we call getMultOperandspΛ, 1q to get all the matching
multiplications.
3.4 Our solver
Using the above pattern matching algorithms, we modify an existing solver,
generically called SMTSolver; as presented in Algorithm 4. OurSolver adds
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the input formula F in SMTSolver. For every subterm of F , we attempt to
match with both long multiplication or Wallace tree multiplication. For each
discovered matching x˚y, we add a bit-vector tautology rx˚y “ ts to the solver,
which is obtained after appropriately zero-padding x, y, and t.
4 Correctness
We need to prove that each rx˚y “ ts added in OurSolver is a tautology. First
we will prove the correctness of getMultOperands. If either of x or y is zero,
we assume the term x ˚ y is also simplified to zero.
Theorem 1 If x ˚ y P getMultOperandspΛ,wq, then
Λi “ tx1 ˚ yi, ...., xi ˚ y1u, and if xj ˚ xk is non-zero, j ` k ď h,
where x` and y` are the `th block of x and y of size w, respectively.
Proof. After each iteration of the loop at line 8, if no backtracking is triggered,
the loop body ensures that the following holds, which one may easily check.
Λi “ txh ˚ yi, xh´1 ˚ yi`1, ...., xi ˚ yhu (1)
Due to the above equation, if xj ˚yk P Λi, i “ j`k´h. If the program enters at
line 25, it has a successful match and i “ 1. Since lx` ly´h ě 1, Λl “ txlx ˚ylyu
and l “ lx ` ly ´ h. We choose o ď l, and shift x and y according to lines 26-27.
After the shift, we need to write equation (1) as follows.
Λi “ txh´plx´ o´1q ˚ yi´ply´ l`oq, ..., xi´plx´ o´1q ˚ yh´ply´ l`oqu. (2)
We can easily verify that the sum of the indexes in each of the partial products is
i`1. Since all xk is zero for k ą h´plx´oq and all yk is zero for k ą h´ply´l`oq,
we may rewrite equation (2) as follows.
Λi “ tx1 ˚ yi, ...., xi ˚ y1u.
Since the largest non-zero blocks in x and y are h´plx´o´1q and h´ply´l`oq,
all the non-zero partial products appear at index less than or equal to h in Λ.
Theorem 2 If m ˚ n P MatchLongptq, rm ˚ n “ ts is a tautology.
Proof. We collect partial products with appropriate offsets o at line 5. The pat-
tern of t indicates that the net result is the sum of the partial products with the
respective offsets. getMultOperandspΛ,wq returns the matches that produces
the sums. Therefore, rm ˚ n “ ts is a tautology.
Theorem 3 If m ˚ n P MatchWallaceTreeptq, rm ˚ n “ ts is a tautology.
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Proof. All we need to show is that t sums the partial products stored in Λ. The
rest of the proof follows the previous theorem.
Each bit ti must be the sum of the partial products Λi and the carry bits
produced by the sum for ti´1. The algorithm identifies the terms that are added
to obtain ti and collects the intermediate results of the sum in ∆i. We only need
to prove that the terms that are not identified as partial products are carry bits
of the sum for ti´1. Let us consider such a term t. Let us suppose the algorithm
identifies t as an output of the carry bit circuit of a full adder (half adder case
is similar) with inputs a, b, and c. The algorithm also checks that a, b, c, a‘ b
and a‘ b‘ c are the intermediate results of the sum for ti´1. Therefore, t is one
of the carry bits. Since a, b, a‘ b and c are removed from ∆i´1 after the match
of the adder, all the identified adders are disjoint. Since we require that all the
elements of ∆i´1 are eventually removed except ti´1, all carry bits are added to
obtain ti. Therefore, Λ has the expected partial products of a Wallace tree.
5 Experiments
We have implemented3 our algorithms as a part of the Z3 SMT solver. We
evaluate the performance of our algorithms using benchmarks that are derived
from hardware verification problems. We compare our tool with Z3, Boolector
and CVC4. Our experiments show that while the solvers time out on most of the
benchmarks without our heuristic, a portfolio solver using our heuristic produces
results within the prescribed time limit.
Implementation We have added about 1500 lines of code in the bit vector
rewrite module of Z3 because it allows easy access to the abstract syntax tree of
the input formula. We call this version of Z3 as instrumented-Z3. An important
aspect of the implementation is its ability to exit early if the match is going to
fail. We implemented various preliminary checks including the ones mentioned
in Algorithm 1. For example, we ensure that the size of Λi is upper bounded
appropriately as per the scheme of long multiplication. We exit as soon as the
upper bound is violated. We have implemented three versions of OurSolver
by varying the choice of SMTSolver. We used Z3, Boolector, and CVC4
for the variations.
In each case we stop the instrumented-Z3 solver after running our matching
algorithms, print the learned tautologies in a file along with the input formula,
and run the solvers in a separate process on the pre-processed formula. The time
taken to run our matching algorithms and generate the pre-processed formula
is less than one second across all our benchmarks, and hence is not reported.
We also experimented by running instrumented-Z3 standalone and found the run
times to be similar to that of Z3 running on the pre-processed formula; hence the
run times for instrumented-Z3 are not reported. We use the following versions
of the solvers: Z3(4.4.2), Boolector(2.2.0), CVC4(1.4) for our experiments.
3 https://github.com/rahuljain1989/Bit-vector-multiplication-pattern
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Benchmarks Our experiments were run on 20 benchmarks. Initially, we consid-
ered the motivating example described in Section 1 involving long multiplication
that was not solved by any of the solvers in 24 hours. This example inspired our
current work and to evaluate it we generated several similar benchmarks. For
long multiplication, we generated benchmarks by varying three characteristics.
Firstly the total bit-width of the input bit-vectors, secondly the width of each
block, and thirdly assigning specific blocks as equal or setting them to zero.
Our benchmarks were written in SystemVerilog and fed to STEWord [13],
a hardware verification tool. STEWord takes a SystemVerilog design and
a specification of how it is to be driven as input, and generates an SMT for-
mula in SMT1 format. We convert the SMT1 formula to SMT2 format using
Boolector. In the process, Boolector extensively simplifies the input for-
mula but retains the overall structure. We have generated benchmarks also for
Wallace tree multiplier similar to the long multiplication. For n-bit Wallace tree
multiplier, we have written a script that takes n as input and generates all the
files needed as input by STEWord. All our benchmarks correspond to the system
implementation satisfying the specified property: in other words, the generated
SMT formulas were unsatisfiable. For satisfiable formulas the solver was able to
find satisfying assignments relatively quickly, both with and without our heuris-
tic. Hence, we do not report results on satisfiable formulas.
Results We compare our tool with Z3, Boolector and CVC4. In Tables 1-2,
we present the results of the experiments. We chose timeout to be 3600 seconds.
In Table 1, we present the timings of the long multiplication and Wallace tree
multiplier experiments. The first 13 rows correspond to the long multiplication
experiments. The columns under SMTSolver are the run times of the solvers
to prove the unsatisfiability of the input benchmark. The solvers timed out on
most of the benchmarks.
The next three columns present the run times of the three versions of
OurSolver to prove the satisfiability of the benchmarks. OurSolver with
CVC4 makes best use of the added tautologies. CVC4 is quickly able to infer
that the input formula and the added tautologies are negations of each other
justifying the timings. OurSolver with Boolector and Z3 does not make
the above inference, leading to more running times. Boolector and Z3 bit
blast the benchmarks having not been able to detect the structural similarity.
However, the added tautologies help Boolector and Z3 to reduce the search
space, after the SAT solver is invoked on the bit-blasted formulas.
The last 7 rows correspond to the Wallace tree multiplier experiments. Since
the multiplier involves a series of half and full adders, the size of the input formula
increases rapidly as the bit vector width increases. Despite the blowup in the
formula size, OurSolver with Z3 is quickly able to infer that the input formula
and the added tautology are negations of each other. However, OurSolver with
Boolector and CVC4 do not make the inference, leading to larger run times.
This is because of the syntactic structure of the learned tautology from our
implementation inside Z3. The input formula has ‘and’ and ‘not’ gates as its
building blocks, whereas Z3 transforms all ‘ands’ to ‘ors’. Therefore, the added
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Table 1: Multiplication experiments. Times are in seconds. Portfolio column
is the least timing among the solvers. Bold entries are the minimum time.
SMTSolver OurSolver
Benchmark Z3 Boolector CVC4 Z3 Boolector CVC4 Portfolio
base 184.3 42.2 16.54 0.53 43.5 0.01 0.01
ex1 2.99 0.7 0.36 0.33 0.8 0.01 0.01
ex1 sc t/o t/o t/o 1.75 t/o 0.01 0.01
ex2 0.78 0.2 0.08 0.44 0.3 0.01 0.01
ex2 sc t/o 1718 2826 3.15 1519 0.01 0.01
ex3 1.38 0.3 0.08 0.46 0.7 0.01 0.01
ex3 sc t/o 1068 t/o 3.45 313.2 0.01 0.01
ex4 0.46 0.2 0.03 0.82 0.2 0.01 0.01
ex4 sc 287.3 62.8 42.36 303.6 12.8 0.01 0.01
sv assy t/o t/o t/o 0.07 t/o 0.01 0.01
mot base t/o t/o t/o 13.03 1005 0.01 0.01
mot ex1 t/o t/o t/o 1581 13.8 0.01 0.01
mot ex2 t/o t/o t/o 2231 13.7 0.01 0.01
wal 4bit 0.09 0.05 0.02 0.09 0.1 0.04 0.02
wal 6bit 2.86 0.6 0.85 0.28 0.8 14.36 0.28
wal 8bit 209.8 54.6 225.1 0.59 30.0 3471 0.59
wal 10bit t/o 1523 t/o 1.03 98.6 t/o 1.03
wal 12bit t/o t/o t/o 1.55 182.3 t/o 1.55
wal 14bit t/o t/o t/o 2.27 228.5 t/o 2.27
wal 16bit t/o t/o t/o 2.95 481.7 t/o 2.95
tautology has no ‘ands’. The difference in the syntactic structure between the
input formula and the added tautology makes it difficult for Boolector and
CVC4 to make the above inference.
We have seen that the solvers sometimes fail to apply word level reasoning
even after adding the tautologies. In such cases, the solvers bit blast the formula
and run a SAT solver. In Table 2, we present the number of conflicts and deci-
sions within the SAT solvers. The number of conflicts and decisions on running
OurSolver with the three solvers, are considerably less than their SMTSolver
counterparts in most of the cases. This demonstrates that the tautologies also
help in reducing the search inside the SAT solvers. OurSolver with CVC4 has
zero conflicts and decisions for all the long multiplication experiments, because
the word level reasoning solved the benchmarks. Similarly, OurSolver with Z3
has zero conflicts and decisions for all the Wallace tree multiplier experiments.
Limitations Although our initial results are promising, our current implemen-
tation has several limitations as well. We have only considered a limited space of
low-level multiplier representations. Actual representations may include several
other optimizations, e.g., multiplying with constants using bit-shifting etc. Mul-
tiplier operations may also be applied recursively, e.g., the partial products of
a long multiplication may be obtained using Wallace tree multiplier. While we
have noticed significant benefits of adding tautological assertions encoding the
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equivalence of pattern-matched terms with bit-vector multiplication, in general,
adding such assertions can hurt solving time as well. This can happen if, for
example, the assertions are themselves bit-blasted by the solver, thereby over-
whelming the underlying SAT solver. In addition, the added assertions may be
re-written by optimization passes of the solver, in which case they may not help
in identifying sub-terms representing multiplication in the overall formula. Since
the nature of our method is to exploit the potential structure in the input, we
must also adapt all parts of the solver to be aware of the sought structure as
part of our future work. We are currently working to tag the added assertions
such that they are neither simplified in pre-processing nor bit-blasted by the
solver. Instead, they should only contribute to the word-level reasoning. Note
that our current benchmarks are also limited in the sense that they do not in-
clude examples where multiplication is embedded deep in a large formula. We
are working to make our implementation robust such that it can reliably work
on larger examples, in particular on all the SMT-LIB benchmarks. More results
in this direction may be found at [28].
6 Related Work
The quest for heuristic strategies for improving performance of SMT solvers
dates back to the early days of SMT solving. An excellent exposition on several
important early strategies can be found in [11]. The importance of orchestrating
different heuristics in a problem-specific manner has also been highlighted in [12].
The works that come closest to our work are those developed in the context of
verifying hardware implementations of word-level arithmetic operations. There
is a long history of heuristics for identifying bit-vector (or word-level) opera-
tors from gate-level implementations (see, for example, [19,20,22,23] for a small
sampling). The use of canonical representations of arithmetic operations have
also been explored in the context of verifying arithmetic circuits like multipliers
(see [29,30], among others). However, these representations usually scale poorly
with the bit-width of the multiplier. Equivalence checkers determine if two cir-
cuits, possibly designed in different ways, implement the same overall functional-
ity. State-of-the-art hardware equivalence checking tools, like Hector [31], make
use of sophisticated heuristics like structural similarities between sub-circuits,
complex rewrite rules and heuristic sequencing of reasoning engines to detect
equivalences between two versions of a circuit. Since these efforts are primarily
targeted at establishing the functional equivalence of one circuit with another,
replacing one circuit configuration with another often works profitably. However,
as argued in Section 1, this is not always desirable when checking the satisfia-
bility of a formula obtained from word-level BMC or STE. Hence, our approach
differs from the use of rewrites used in hardware equivalence checkers, although
there are close parallels between the two.
It is interesting to note that alternative representations of arithmetic opera-
tors are internally used in SMT solvers when bit-blasting high-level arithmetic
operators. For example, Z3 [17] uses a specific Wallace-tree implementation of
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multiplication when blasting multiplication operations. Since a wide multiplica-
tion operator admits multiple Wallace-tree implementation, this may not match
terms encoding the Wallace-tree implementation of the same operator in another
part of the formula. Similar heuristics for bit-blasting arithmetic operators are
also used in other solvers like Boolector [2] and CVC4 [18]. However, none of
these are intended to help improve the performance of the solver. Instead, they
are used to shift the granularity of reasoning from word-level to bit-level for the
sake of completeness, but often at the price of performance.
7 Conclusion and future work
We have shown how adding tautological assertions that assert the equivalence of
different representations of bit-vector multiplication can siginificantly improve
the performance of SMT solvers. We are currently extending our procedure to
support Booth multiplier and other more complex arithmetic patterns. We are
also working to add proof generation support for the added tautological as-
sertions. We could not include proof generation in this work, since the basic
infrastructure of proof generation is missing in Z3 bit-vector rewriter module.
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